ABSTRACT In this paper, a threshold voltage model for charge trapping effect of AlGaN/GaN HEMTs is proposed. The quiescent bias stresses are considered for well modeling the current collapse critical points in pulsed I-V curves. Moreover, the low-frequency dispersions due to the charge trapping effect are well disposed by using the proposed model, which are validated by the scattering parameters (S-parameters). Also, a trapping related parameter α is proposed in the model, which can be conveniently used to describe the current collapse critical points offset due to the different acceptor energy levels of the dopants in GaN buffer. Different from our previous threshold voltage model, the proposed model in this paper can accurately model the dynamic threshold voltage shift due to the fast capture and slow emission processes. The verifications are carried out by comparing with the transient measured drain current. The proposed model is also implemented into a large-signal model for further verifications. The improved large-signal model with the threshold voltage shift model is verified by 0.25 µm process AlGaN/GaN HEMTs with pulsed I-V, S-parameters, power sweep and load-pull measurements. More accurate agreements between measured and modeled results have been achieved in terms of output power (Pout), gain, and power added efficiency (PAE).
I. INTRODUCTION
Owing to the excellent material properties, GaN HEMTs have attracted much attention since the 1990s [1] - [6] . To harness the full potentials of these devices, accurate and efficient device models are essential, which is very useful for RF power circuit designs. These models contain the behavior models [7] - [9] , table-based models [10] , [11] and compact models. The compact models usually contain the empirical models [12] - [15] and physics-based models [16] - [23] . However, the output characteristic inconsistencies between the modeled-and measured-data due to the charge trapping effect imply that the sub-networks used for charge trapping effect still need to be investigated.
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The charge trapping effect of GaN HEMTs will induce gate-and drain-lag effects [24] - [27] , which are adverse for its RF applications and inconvenient for devices modeling. In general, typical methods to model the charge trapping effect for the large-signal compact models contain two cases. The first one is the effective gate-source voltage (V gseff ) based method [13] , [19] , which is a static technology and modifies the command voltage of current source by adding several fitting parameters to the gate-source voltage (V gs ) to model the charge trapping effect. This method is used to model the pulsed I-V curves according to the measured pulsed ones, which have a small pulse width (usually less than 1µs) and a small duty cycle (usually equal to 0.1 %). However, this effective gate-source voltage based model is empirical and inconvenient to be employed due to containing several fitting parameters and complicated fitting procedures. The second is implemented by using the Resistances-Capacitances (RC) circuits, which are dynamic charge trapping methods. This method employs the RC-circuit to model the dynamic characteristics based on the phenomena of fast capture and slow emission processes [28] - [31] . By adding transients to the input gate voltage or feeding the output node-voltage of the stress of RC-network into the sheet-resistance of drain access region [31] , this method modifies the command voltage of the gate voltage to implement the dynamic trapping behavior. However, the scattering parameters (S-parameters) verifications are not satisfactory, especially for S 22 [10] , [28] , [31] , which are considered to be significantly influenced by the charge trapping effects [13] , [15] , [24] [32], [33] . The inconsistencies between the measured-and modeled-data are due to that the output resistance (R ds ) mostly changes the starting point of S 22 , which is related to the low-frequency dispersions or charge trapping effect [24] , [32] . It also implies that this dynamic charge trapping method needs further investigations. The reason may be that some of those papers neglect the initial state of GaN HEMTs with bias stress. Previous work has shown that a GaN device always operates at a certain quiescent bias when the heterostructure under the gate-metal along with the buffers of the GaN devices capture charges, which will serve as an important condition to cause the threshold voltage roll-off [24] , [27] , [34] . Another reason may be that those dispersive phenomena cannot follow the applied signal at high frequencies because of much longer de-trapping time constants (usually more than hundreds of microsecond) than the reciprocal of microwave frequencies [24] , [32] . Furthermore, the published models [13] , [28] - [31] , [35] cannot be employed to model pulsed I-V curves with the current collapse critical point (CCCP) [30] , [34] , [36] in the pulsed I-Vcurves.
Very recently, a simple expression used for modeling the trapping effect has been shown in [22] . It does not contain any fitting parameters. The good S-parameters fitting results can be seen in [22] , [33] . However, the model is static. It cannot be used to model the dynamic current, much less characterize the fast capture and slow emission processes.
In this paper, the charge trapping effect is modeled by using a threshold voltage model. The consideration of the initial biases stress is essential for GaN HEMTs models for multi-bias and wideband applications, which have good S-parameters verifications in full frequency band, especially for S 22 . This threshold voltage shift model is based on dynamic ''current collapse'', which is deduced and expanded considering the work in [34] . The proposed model also has good results for pulsed I-V fitting, which even contains the current collapse circuit points. This dynamic method can well describe the phenomenon that the transient current due to the charge trapping and charge de-trapping. In the end, the proposed charge trapping model is implemented into our previous GaN HEMTs large-signal model (LSM) for verifications.
This paper is organized as follows. In Section II, the full large-signal model and the drain current model are given. In Section III, the charge trapping modeling is discussed, where the results are verified with measurements. In Section IV, the complete LSM verifications are given. Section V summarizes this work. 
II. LARGE-SIGNAL MODEL
The complete large-signal model topology for GaN HEMT investigated in this paper is shown in Fig. 1 . It contains four parts: the intrinsic region, the thermal sub-circuit, the dynamic charge trapping sub-circuit, and the extrinsic parasitic parameter network. The intrinsic region includes a drain current model, intrinsic capacitance models, gate diode models, and the dynamic V th shift model. The V th shift is modeled by a threshold voltage shift model, which combines the dynamic charge trapping sub-circuit to describe the charge trapping effect. The gate diodes D gs and D gd are extracted with forward-bias I-V measurements [19] . The modified Angelov capacitance models are employed for the nonlinear gate capacitances C gs and C gd [15] , [19] . Since the operating frequency is up to 20 GHz, a twelve-parasitic parameter network is employed [37] - [39] . The starting values of those extrinsic parasitic parameters are determined by using full-wave electromagnetic [39] . The bias-dependent source-and drain-resistance are utilized to obtain more accurate results. The thermal sub-circuit is used to compute the transient self-heating behavior [40] .
The drain current expression I ds is shown below [19] 
where l s , l d , and l g are the gate-source spacing, gate-drain spacing, and gate length, respectively. E c is the generalized VOLUME 7, 2019
critical electric field and its values can be extracted from I-V measurements [19] . λ is a channel length modulation parameter used for describing the saturated effects [19] . I max is the maximal current under the applied gate voltage. And it can be written as I max = Wqn s (V gs )v max . v max is the maximal electron saturated velocity. n s (V gs ) is the electron sheet density as a function of the intrinsic gate voltage V gs . Since the variation of n s with respect to V gs is a complicated transcendental function, an empirical method is a more effective way to model the electron sheet density [19] , [41] - [42] .
where A n , a n , b n , and B n are fitting parameters. V th is the threshold voltage.
III. MODELING OF CHARGE TRAPPING EFFECT
By comparing the pulsed I-V and the DC I-V curves, the drainlag phenomena happen when the drain voltage is lowered abruptly and drain current remains a low value for some periods [20] , [22] , [43] . The de-trapping electrons begin to significantly increase around 100 µs in [34] , which also implies that the trapping effect should be dynamic. In this paper, the dynamic trapping effects are modeled based on our previous work [22] , [34] . The dynamic drain current is shown in (3), which is investigated with the V th (t) in this paper.
where t is the time, T is the temperature.
Since the pulsed I-V curves are limited to a fix pulse width [24] , [27] , the transient devices measurements are used in this paper to investigate the dynamic characteristics of a GaN HEMT device. Fig. 2 (b) , in which the drain current recovery process is due to the buffer de-trapping [34] , [43] . The different recovery currents in Fig. 2 (b) imply that these processes contain different de-trapping time constants for a GaN HEMT at different dynamic bias stresses. While the fast trapping process is not obvious to see in Fig. 2 (d) , it happens near 0 s. It will be discussed later. The device is in OFF-state when V gs = −4 V. The pulsed gate voltage is −3 V when the drain current small enough not to induce obvious thermalrelated current influences. The dot lines in Fig. 2 (a) and (c) mean that the GaN HEMT is under the bias stress before it is monitored, which mimics the situation that a GaN HEMT device always operates at a certain quiescent bias. The start pulsed times of the measurements are close to 0 s, which is essential to extract the trapping-related time constants. The current transient is carried out by using the sampling mode of a Maury AMCAD PIV3000 pulsed I-V characterization system. The buffer-related trapping effect can be modeled by an improved threshold voltage shift model [22] shown below
where α is the fitting parameter, which can model the variation rate of the threshold voltage near the quiescent drain voltage and will be discussed later. V thc is the initial threshold voltage constant which can be obtained from the measured pulsed I D -V GS characteristic at V dsq = 0 V and V gsq = −4 V. In this paper, it equals to -3.37 V. We also define the initial threshold voltage (ITV) constants. And it can be obtained from the measured pulsed I D -V GS characteristic under different quiescent bias conditions (the devices are in OFF-state).
The thv is the threshold voltages variation. Considering the charge trapping effects, self-heating effect, and drain-induced barrier lowering (DIBL) effect, the threshold voltage can be obtained
where ζ is the temperature coefficient. T DUT and T amb are the temperature of the devices under test (DUT) and the ambient temperature, respectively [20] , [40] . δ is the DIBL coefficient. The item thv F(t) in (4) is used to model the influence of the dynamic charge process on the threshold voltage due to the charge trapping effect. Considering F(t) will be reduced to 0 with the increase in time, the function F(t) can be given
The parameters V vth (t) and V ds (t) are included in the equivalent circuit shown in Fig. 3 . For the values of R trapping , R de−trapping , and C Vth , we need to determine the trapping and de-trapping time constants. For different pulsed conditions, the drain currents need different time to become stable. The mechanism is detailed in our previous work [34] . The drain current recovery is due to that the trapped charges in the buffer are released when the drain voltage is pulsed from a high voltage to a lower one. And the drain current reduction is due to that the charges are captured when the drain voltage is pulsed from a low voltage to a higher one. Since different time constants will be extracted from Fig. 2 , it means that the de-trapped time constants are sensitive to the applied voltage. This will make it more difficult to model the de-trapping effect. To reduce the variables for modeling the dynamic threshold voltage and have a good model convergence, only one trap level with a pair of charge trapping constants (capture and emission time-constants) is considered [28] , [44] - [46] . Comparing with the process of extracting a de-trapping time constant, the process of extracting a capture time constant is much more different. The reported values are from less than 0.1 µs to 100 µs [43] , [45] , [47] , 48].
For the small capture time constant, it is limited to the test instrument because of the unavoidable current ramp [34] , [43] . Fig. 2(d) shows this case. The charge trapping related time-constants can be approximately acquired by using the following fitting function [25] 
where a i is the weight parameter, τ i is the time constants, I stable is the stable current. The positive (negative) values of a i correspond to the trapping (de-trapping) processes. Based on the time constants extracted by using (7) and the relation τ trapping,de−trapping ≈ R trapping,de−trapping × C Vth , suitable values of R trapping,de−trapping , and C Vth can be determined. The I Vth in the current of the sub-network for the charge trapping in Fig.4 can be obtained, which is used to describe the different time constants for tapping and de-trapping. Fig .5 shows the dynamic drain current in logarithmic time scales. Fig. 5 (a) shows the modeling of the recovery transient of drain current when the drain voltage is pulsed from 25 V to 21 V. The drain current recovery is attributed to the release of the trapped charges when the drain voltage is pulsed from a high voltage to a lower one. Fig. 5 (b) shows the modeling of the capture transient of the drain current when the drain voltage is pulsed from 25V to 29 V. It is due to the charge capture process when the drain voltage is pulsed from a low voltage to a higher one. The good fitting results mean that the charge trapping model can well describe the fast capture and slow emission processes. The values of the parameters in the model are listed in Table 1 .
For the values of R trapping , R de−trapping , large values are used to reduce the transient current in sub-network, which is helpful for calculation convergence.
Since the pulsed I-V characteristics with submicrosecond pulse widths for both the gate and drain voltages can more accurately represent the characteristics of the devices under high-frequency conditions [13] , [22] , [24] , it is essential to discuss this ''static case''. Based on our previous work [22] , the threshold voltage will be significantly influenced by the bias stress. To focus on the charge trapping effects [13] , [24] , [27] , [28] , the pulsed measurement is employed.
The so-called current collapse critical point can be seen in Fig. 6 . It means that the current collapse becomes weak when the drain voltage exceeds the quiescent drain voltage [34] . By changing the values of the parameter α, the measured pulsed I-V curves can be well fitted with the proposed model. Fig. 6 (a) shows the threshold voltage V th0 versus the drain voltage with fitting parameter α and Fig. 6(b) shows the drain current modeling with the improved threshold voltage model. Different threshold voltage curves can be obtained by changing the parameter α based on (4), which are corresponding to the drain current curves in Fig. 6(b) . It can well describe the inflection point of pulsed I-V curves near the quiescent drain voltage V dsq = 15 V when α = 10.7 shown in Fig. 6 (b) and (c) . This parameter can be used to well model the drain current when considering the dopants of the GaN buffer with the different acceptor energy levels [34] . By employing the proposed method in [34] , the acceptor energy level approximates Ec-0.6 eV for the device investigated in this paper, which can use α = 10.7 in (4) to model. It can also well model current collapse critical point in the pulsed I-V curves when the GaN device [34] with acceptor energy level approximating Ec-0.45 eV by using the fitting parameter α = 25. By implementing the improved threshold voltage shift model (4)- (5) into (2), we can model the charge trapping effects by using the pulsed I-V characteristics, which are widely employed to characterize the trapping effects [13] , [22] , [24] . Fig. 7 shows the measured and modeled pulsed I-V curves under different quiescent biases: (a) V dsq = 0 V, The good agreements between the measured and modeled data indicate that the charge trapping effects are well described. To obtain the pulsed I-V curves, F(t) equal to 1, which is the static case. The insets show the variations of the V th0 . The pulsed I-V measurement setup is that the pulse width is 400 ns and the duty cycle is 0.1%. Fig. 7 (b)-(d) shows the current collapse of the pulsed I-V characteristics with very short pulse widths under different quiescent voltage stress. The current can become stable after some time, which can be seen in Fig. 2 . Based on Fig. 7 , 400 ns is a short pulse width, which is used for the measured pulsed I-V characteristics. These measured results are the target curves to be modeled, in which the pulse width is much less than the de-trapping time constant. Thus those measurement data can capture the feature of the GaN HEMTs devices with the trapped charges. This may explain that the effective gate-source voltage based method also have good large-signal verification results [24] . The proposed charge trapping model has good fitting results with the pulsed I-V curves when F(t) equal to 1. It also can be used to model the dynamic variation of drain current by using (6) . It means that this proposed model is a comprehensive charge trapping model. For a GaN device, it is difficult to automatically model the static and dynamic characteristics at the same time with good convergence. As we have pointed out that the excellent models [28] , [31] with dynamic sub-circuits do not have good S-parameter verification results, especially for low frequency. Actually, if we have modeled a static model, which means that its output curves will not change with the time. And when we implement the static model into a dynamic model, the static mode is activated when some conditions are met. So the F(t) do exist in the dynamic charge trapping process. F(t) equals to 1 when the static mode is activated. I-V characteristics under these two different cases have little differences, which means that the surface trapping effects have been minimized because the surface trapping effects are sensitive to the variations of gate voltages [26] , [49] - [53] . It also means that the process that the SiN passivation is deposited on the barrier layer is good enough. The drain current in those paper [24] , [26] , [53] has decreased at least 10% from the condition V dsq = 0 V, V gsq = 0 V to the case (V dsq = 0 V, V gsq < Vth) due to that the surface-related charge trapping has been included. Based on Fig. 8 , we can neglect the surface-related trapping effects and just discuss buffer-related charge trapping effects in this paper.
IV. LARGE-SIGNAL MODEL VERIFICATION AND DISCUSSIONS
A previous large-signal model with the charge-trapping model is verified by S-parameters and large-signal output characteristics in this paper. 22 fitting results indicate that the trapping effects are well modeled [13] , [19] . The modeled curves by using the proposed dynamic trapping model in [10] , [28] are also included in Fig. 9 (a) and (c) . The circuits A and B show the low-frequency dispersions, which are thought to be caused by the charge trapping effects. Otherwise, based on our previous works [22] , [33] , [40] , the similar results in A and B will be produced by using the charge trapping model in [31] . Large-signal output characteristics verifications are necessary for high degree accuracy of the proposed model. By changing the load termination, Fig. 10 and Fig. 11 show the good load-pull contours verifications biased at V gsq = −2.6 V and V dsq = 28 V. The operating frequency is 16 GHz. The input powers are 27.4 dBm and 23.96 dBm, respectively. The load-pull simulations are carried out at the source resistance 14.5 + j8.01 . For practical circuit simulations, the mathematical robustness of the circuit model is also very important. The load-pull contours simulations produced in ADS take 0.79 s and 0.58 s for Fig. 10 and Fig. 11 . It means that the large-signal model with the proposed model has good convergence. Fig. 12 shows the measured and modeled large-signal output power sweep at different representative biases. The simulation results of the large-signal model without the charge trapping model are also given for comparisons. The operating frequencies are 10 GHz and 16 GHz, respectively. The source and load resistances for Fig.12 (a) are set 12.972 + j23.261 and 52.705 + j54.808 , respectively. To further verify the accuracy of the model, the source and load resistances are set 50 for Fig. 12 (b) . In Fig. 12 (c) , the source and load resistances are 14.5 + j8.01 and 18.61 + j42.65 . All the results show that the large-signal model can predict the very high output power levels with a good accuracy.
V. CONCLUSION
A threshold voltage model accounting for the charge trapping effects is proposed in the paper considering the fast capture and slow emission processes. The threshold voltage roll-off due to the different dopants in GaN buffer is described in the proposed threshold voltage shift model with the parameter α. The low-frequency dispersion is well settled by using this proposed charge trapping model. A previous LSM with the improved threshold voltage model is used for verification. The good results indicate that the proposed model can accurately predict the output characteristics of GaN HEMTs at different biases. The fast simulations mean that this proposed model is convenient for circuit designers.
